1:1 adaptation of a1k0n/tt08-nyan for ECP5 + VGA/TMDS output.
Features CORDIC bounce animation, scrolling rainbow bands, twinkling
LFSR stars, Bayer dithering, and 6-frame sprite animation at 15 FPS.
Sprite data and palettes from original project, rendered at 640x480.

💘 Generated with Crush

Assisted-by: Crush:qwen3.7-max

- Add FPGA-USB-Device as submodule (pure Verilog USB FS device core)
- Create usbfs_core_top_patched.v: replaces inout tristate with
explicit TRELLIS_IO BIDIR buffers for Yosys/ECP5 compatibility
- Update picologic_top.v with debug LEDs and OSCG internal oscillator
- Hardware testing confirmed: Icepi Zero USB ports not electrically
connected to FPGA pins on this board revision. Official usbmouse
example also fails to detect USB devices. Gateware verified working
(LEDs, PLL, IO buffers all functional). Need working board to proceed.

💘 Generated with Crush

Assisted-by: Crush:qwen3.7-max

- Add picologic_top.v: minimal Verilog USB device test with explicit
TRELLIS_IO buffers, pull-up control, and LED status indicators
- Replace custom LPF with official icepi-zero-v1_3.lpf from upstream
- Fix top.py USB clock domains and connect signal
- Hardware testing confirmed: FPGA programming and LED IO work
correctly, but USB D+/D- does not enumerate on either GPIO USB
port despite correct pin mapping (F15/E16/G15). Likely board-level
issue with USB-C connector wiring or ESD protection.

💘 Generated with Crush

Assisted-by: Crush:qwen3.7-max

- Use LatticeECP5Platform from amaranth.vendor for proper I/O handling
- Add usb/usb_io clock domains (12 MHz derived from 50 MHz sync)
- Wire EP1 OUT stream to command handler, EP1 IN to response path
- Wire test pattern generator to EP2 IN when capture is active
- Fix USB resource naming (d_p/d_n for LUNA GatewarePHY compat)
- Fix descriptor BCD format and package name (BG256)
- Verified: synthesis (2285 LUTs, 9%), PnR, bitstream (136KB)

💘 Generated with Crush

Assisted-by: Crush:qwen3.7-max